Nexperia 74LVC1G80GW,125 D Type Flip Flop IC, TTL, 5-Pin TSSOP
Technical documents
Specifications
Brand
NexperiaLogic Family
74LVC
Logic Function
D Type
Input Type
Single Ended
Output Type
TTL
Output Signal Type
Single Ended
Triggering Type
Positive Edge
Polarity
Inverting
Mounting Type
Surface Mount
Package Type
TSSOP
Pin Count
5
Number of Elements per Chip
1
Maximum Propagation Delay Time @ Maximum CL
8 ns@ 50 pF
Maximum Operating Supply Voltage
5.5 V
Dimensions
2.25 x 1.35 x 1mm
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+125 °C
Length
2.25mm
Height
1mm
Width
1.35mm
Product details
74LVC Family Flip-Flops & Latches, Nexperia
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LVC Family
Ideate. Create. Collaborate
JOIN FOR FREE
No hidden fees!
- Download and use our DesignSpark software for your PCB and 3D Mechanical designs
- View and contribute website content and forums
- Download 3D Models, Schematics and Footprints from more than a million products
€ 12.39
€ 0.165 Each (In a Pack of 75) (ex VAT)
Standard
75
€ 12.39
€ 0.165 Each (In a Pack of 75) (ex VAT)
Stock information temporarily unavailable.
Standard
75
Stock information temporarily unavailable.
| quantity | Unit price | Per Pack |
|---|---|---|
| 75 - 75 | € 0.165 | € 12.39 |
| 150 - 300 | € 0.094 | € 7.08 |
| 375 - 675 | € 0.094 | € 7.08 |
| 750 - 1425 | € 0.094 | € 7.08 |
| 1500+ | € 0.094 | € 7.08 |
Ideate. Create. Collaborate
JOIN FOR FREE
No hidden fees!
- Download and use our DesignSpark software for your PCB and 3D Mechanical designs
- View and contribute website content and forums
- Download 3D Models, Schematics and Footprints from more than a million products
Technical documents
Specifications
Brand
NexperiaLogic Family
74LVC
Logic Function
D Type
Input Type
Single Ended
Output Type
TTL
Output Signal Type
Single Ended
Triggering Type
Positive Edge
Polarity
Inverting
Mounting Type
Surface Mount
Package Type
TSSOP
Pin Count
5
Number of Elements per Chip
1
Maximum Propagation Delay Time @ Maximum CL
8 ns@ 50 pF
Maximum Operating Supply Voltage
5.5 V
Dimensions
2.25 x 1.35 x 1mm
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+125 °C
Length
2.25mm
Height
1mm
Width
1.35mm
Product details
74LVC Family Flip-Flops & Latches, Nexperia
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LVC Family
Ideate. Create. Collaborate
JOIN FOR FREE
No hidden fees!
- Download and use our DesignSpark software for your PCB and 3D Mechanical designs
- View and contribute website content and forums
- Download 3D Models, Schematics and Footprints from more than a million products