Microchip AT17LV256-10PU, 256kbit EEPROM Chip 8-Pin PDIP Serial-2 Wire
Technical documents
Specifications
Brand
MicrochipMemory Size
256kbit
Interface Type
Serial-2 Wire
Package Type
PDIP
Mounting Type
Through Hole
Pin Count
8
Organisation
256K x 1 bit
Minimum Operating Supply Voltage
3 V
Maximum Operating Supply Voltage
5.5 V
Programming Voltage
3.0 → 5.5V
Number of Bits per Word
1bit
Dimensions
10.16 x 7.11 x 4.95mm
Data Retention
90yr
Number of Words
256K
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+85 °C
Product details
AT17 FPGA Configuration EEPROM
The AT17LV series of EEPROMs (Configurators) provide an easyto-use, cost-effective configuration memory for Field Programmable Gate Arrays (FPGA).
Compatible with: Atmel AT6000, AT40K and AT94K devices, Altera FLEX®, APEX™ devices, ORCA®, Xilinx® XC3000, XC4000, XC5200, Spartan®, Virtex™ FPGAs
Cascadable read-back to support additional configurations or higher-density arrays
Programmable reset polarity
Low-power standby mode
In-System Programmable (ISP) via 2-Wire serial bus
Stock information temporarily unavailable.
Please check again later.
€ 15.95
Each (Supplied in a Tube) (ex VAT)
Production pack (Tube)
1
€ 15.95
Each (Supplied in a Tube) (ex VAT)
Production pack (Tube)
1
Technical documents
Specifications
Brand
MicrochipMemory Size
256kbit
Interface Type
Serial-2 Wire
Package Type
PDIP
Mounting Type
Through Hole
Pin Count
8
Organisation
256K x 1 bit
Minimum Operating Supply Voltage
3 V
Maximum Operating Supply Voltage
5.5 V
Programming Voltage
3.0 → 5.5V
Number of Bits per Word
1bit
Dimensions
10.16 x 7.11 x 4.95mm
Data Retention
90yr
Number of Words
256K
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+85 °C
Product details
AT17 FPGA Configuration EEPROM
The AT17LV series of EEPROMs (Configurators) provide an easyto-use, cost-effective configuration memory for Field Programmable Gate Arrays (FPGA).
Compatible with: Atmel AT6000, AT40K and AT94K devices, Altera FLEX®, APEX™ devices, ORCA®, Xilinx® XC3000, XC4000, XC5200, Spartan®, Virtex™ FPGAs
Cascadable read-back to support additional configurations or higher-density arrays
Programmable reset polarity
Low-power standby mode
In-System Programmable (ISP) via 2-Wire serial bus